

user documentation

# IPC/S8xxx-AxxxE

Document Ordercode: DOC/IPC\_S8-E

Date	Author	Modification
27.11.2015	U. Müller	First release
19.05.2016	U. Müller	USB 5/6 Power enable/disable Support added
17.10.2016	U. Müller	added USB current limit values
15.12.2017	U. Müller	added backup time, updated errata list
20.06.2018	J. Berner	Adapted PCU timing configuration table (S14)
01.07.2019	J. Berner	Added workaround for SDCard Interface bug
11.12.2020	M. Jung	Added visual clarification for USB 3.0 port
	27.11.2015 19.05.2016 17.10.2016 15.12.2017 20.06.2018 01.07.2019	27.11.2015       U. Müller         19.05.2016       U. Müller         17.10.2016       U. Müller         15.12.2017       U. Müller         20.06.2018       J. Berner         01.07.2019       J. Berner



# Contents


1	Intro	duction		7
	1.1.	General	l Remarks	7
	1.2.	Content	ts of this Documentation	7
	1.3.	Additio	nal Products and Documents	7
		1.3.1.	Hardware Products	7
		1.3.2.	Software Products	7
		1.3.3.	Documents	8
	1.4.	Items de	elivered	8
	1.5.	Installa	tion	9
	1.6.	Safety I	Recommendations and Warnings	9
		1.6.1.	General safety recommendations	9
		1.6.2.	Safety warnings	9
	1.7.	Electro-	-static discharge	10
	1.8.	Life Cy	cle Information	10
		1.8.1.	Transportation and Storage	10
		1.8.2.	Assembly and Installation	10
		1.8.3.	Operation	11
		1.8.4.	Maintenance and Repair	11
		1.8.5.	Disposal	11
2	Prod	uct Desci	ription	12
	2.1.	Feature	S	12
	2.2.	Product	t Variants	14
	2.3.	Operati	ng Modes	15
	2.4.	Startup	Modes	15
3	Hard	ware Des	scription	16
	3.1.	Overvie	ew	16
	3.2.	Memor	y and I/O Resources	19
		3.2.1.	General Memory Layout and Configuration	19
		3.2.2.	General I/O Layout and Configuration	21
	3.3.	Periphe	oral Devices	24
		3.3.1.	DVI Interface	24
		3.3.2.	Buzzer Interface / Buzzer (optional)	25
		3.3.3.	CFast-Interface	26
		3.3.4.	Serial Ports	27
		3.3.5.	USB Interface	28
		3.3.6.	Ethernet LAN Interface	29
		3.3.7.	I2C Interface	30
		3.3.8.	Watchdog	30
		3.3.9.	Power supply	31
		3.3.10.	Power supervision	31



		3.3.11.	Power Fail	32
		3.3.12.	Remote On/Off	34
		3.3.13.	Expansion Bus Interface	36
		3.3.14.	Frontside Status LEDs	37
4	Prog	amming	Information	38
	4.1.	Overvie	2W	38
	4.2.	Interrup	ot, Memory and I/O Resources	38
		4.2.1.	Interrupt Resources	38
		4.2.2.	Memory Resources	39
		4.2.3.	I/O Resources	39
	4.3.	Peripher	ral Devices	51
		4.3.1.	DVI-Interface	51
		4.3.2.	SATA/CFast-Interface	51
		4.3.3.	Mini SDCard Interface	51
		4.3.4.	Serial Ports	51
		4.3.5.		51
		4.3.6.	USB Interface	51
			Temperature Sensor	52
			Watchdog	52
		4.3.9.	Expansion Bus Interface	52
5	Insta	llation ar	nd cabling	53
	5.1.	Introduc	ction	53
	5.2.	Powerin	ng the S8 System	53
	5.3.	Cabling	the interfaces	54
	5.4.	Ground	ing	54
	5.5.	Cabling	of communication links	54
6	Servi	ce		56
	6.1.	Replace	eable Parts	56
7	Techr	nical Data	a	57
	7.1.	Electric	al Data	57
	7.2.	EMI/EN	MC Data	60
	7.3.	Mechan	nical Data	61
8	Firmv	ware		62
	8.1.	Softwar	e Structure	62
	8.2.	Firmwa	re Functions	62
	8.3.		tion Programming Interface (API)	62
9	Prod	uct Revis	ion History	63
	9.1.	Hardwa	-	63
	9.2.	Firmwa	re	63



64
66
66
66





# **List of Tables**

Tab. 1	Product Variants S	14
Tab. 2	Startup Modes	15
Tab. 3	Physical Memory Address Space Layout	19
Tab. 4	I/O Address Space Layout	22
Tab. 5	Factory Programming Header P12 (1x4 pin)	23
Tab. 6	Factory Programming Header P17 (1x7 pin)	23
Tab. 7	DVI-D connector P5 (DSUB15HD)	24
Tab. 8	Buzzer interface connector P3	25
Tab. 9	CFast Connector P8 (SATA Channel 0)	
Tab. 10	Serial Ports COM1-2 on DSUB-9 male P14, P15 (9 pin)	27
Tab. 11	USB1/2 Interface Connector P20 (Dual Type A)	
Tab. 12	USB3/4 Interface Connector P21 and P26 (2x2pin)	
Tab. 13	Ethernet Twisted Pair Interface Connector P18 and P19 (RJ45)	29
Tab. 14	I2C Interface Connector P46	
Tab. 15	Watchdog Configuration Options	
Tab. 16	Power supply connector	
Tab. 17	Power fail input configuration	31
Tab. 18	Power fail mode configuration	31
Tab. 19	PCU timing configuration through S14	
Tab. 20	Expansion Bus Connector P51	
Tab. 21	Interrupt Usage	
Tab. 22	S8 System Registers	
Tab. 23	General Absolute Maximum Ratings	57
Tab. 24	General Recommended Operating Conditions	58
Tab. 25	General Electrical Characteristics	59
Tab. 26	General Switching Characteristics	60
Tab. 27	Hardware Revision State	63
Tab. 28	Firmware Revision State	63



# **List of Figures**

Fig. 1	Block Diagram S8 (all functions)	13
Fig. 2	Board Layout S8 (all functions)	17
Fig. 3	Board Top View (IPC/S8-Board)	
Fig. 4	Memory Map	
Fig. 5	Typical power fail application	
Fig. 6	Typical power fail flow	
Fig. 7	Application example: CAR PC	
Fig. 8	Startup timing diagram	
Fig. 9	Shutdown timing diagram	
Fig. 10	Additional grounding of the cable shields at the entry point of a cabinet	
Fig. 11	Isolated communication link	
Fig. 12	Non isolated communication link with common chassis potential	
Fig. 13	Service parts replacement	
Fig. 14	Mechanical Outline Enclosure S	61
Fig. 15	Mounting Plate	61



# 1 Introduction

# 1.1. General Remarks

The content and presentation of this document has been carefully checked. No responsibility is accepted for any errors or omissions in the documentation.

Note that the documentation for the products is constantly revised and improved. The right to change this documentation at any time without notice is therefore reserved.

Syslogic is grateful for any help referring to errors or for suggestions for improvements.

The following registered trademarks are used:

IBM-PC, PC/AT, PS/2	trademarks of IBM Corporation
I <sup>2</sup> C	trademark of Philips Corporation
CFast	trademark of CompactFlash Association
PCIe	trademark of PCI-SIG

# 1.2. Contents of this Documentation

This document addresses to system integrators, programmers and instructed installation and maintenance personal working with the industrial PC system. It provides all information needed to configure, setup and program the IPC/S8xxx-AxxxE systems. For complete information also the documentation of the mounted communications and I/O boards must be consulted. In the following paragraphs all descriptions referenced to S8 apply to all, the IPC/S8-AxxxE and products, if not declared otherwise.

# 1.3. Additional Products and Documents

# 1.3.1. Hardware Products

The following hardware products are useful together with the S8 system:

- Syslogic S8 communication boards (see product catalog)
- Syslogic S8 I/O boards (see product catalog)

# 1.3.2. Software Products

The following software products are useful together with the S8 system:

- IPC/IOCOMSW-1A: Sample program code and utilities for x86 based PC/104 systems



### 1.3.3. Documents

The following additional documents are *useful* for correct installation and operation of the S8 system:

DOC/IPC\_IOCOMSW: User Documentation for programming examples and utilities

The following documents are *useful* for additional information about MiniPCIe:

- PCIe Base Specification Version 1.1
- PCIe Mini Card Electromechanical Specification Version 1.2

The MiniPCIe Specification may be downloaded from the Internet (see address below).

PCI-SIG Consortium
 www.pcisig.com/specifications/pciexpress/base

# 1.4. Items delivered

The S8 comes without external cabling and power supply. These additional items must be ordered separately and installed according to the respective user documentations.



# 1.5. Installation

The installation of the S8 system is described in chapter 5 of this documentation.

#### **Important Note**

Before applying power to the S8 system, all installed boards must be correctly configured and mounted.

# 1.6. Safety Recommendations and Warnings

#### 1.6.1. General safety recommendations

The products are intended for measurement, control and communications applications in industrial environments. The products must be assembled and installed by specially trained people. The strict observation of the assembly and installation guidelines is mandatory.

The use of the products in systems in which life or health of persons is directly dependent (e.g. life support systems, patient monitoring systems, etc.) is not allowed.

The use of the products in potentially explosive atmospheres requires additional external protection circuitry which is not provided with the products.

In case of uncertainty or of believed errors in the documentation please immediately contact the manufacturer (address see chapter 10). Do not use or install the products if you are in doubt. In any case of misuse of the products, the user is solely liable for the consequences.

#### 1.6.2. Safety warnings

Do not operate this product outside of the recommended operating conditions according to the technical data specified in paragraph 6.

Do not touch the surface of this product without precaution, it may be hot and burn your skin. Cool it down before touching.

Do not touch any connector unless you have verified that no dangerous voltage is around. Disconnect cabling first.

Do not open any part of the enclosure while power is applied.

Do not try to repair any defective product by yourself. There is no replaceable service part inside.

Do not open the service cover unless you are instructed and entitled to do this. The service cover is intended for inserting the CFast software storage card on initial operation of the product by an instructed person only.

Use an overload protected power supply to prevent damage in case of a short inside the system.



# 1.7. Electro-static discharge

Electronic boards are sensitive to Electro-Static Discharge (ESD). Please ensure that the product is handled with care and only in a ESD protected environment. Otherwise a proper operation is not guaranteed and the warranty is not applicable.

# **1.8.** Life Cycle Information

### 1.8.1. Transportation and Storage

During transportation and storage the products must be in their original packing. The original packing contains antistatic and shock-absorbing material. It is recommended, to keep the original packing in case of return of the product to the factory for repair. Note that the packing is recyclable.

### 1.8.2. Assembly and Installation

Observe the EMI-precautions against static discharge. Carefully read the assembly and installation documentation (see chapter 5) before unpacking the products. Make sure that you have all the necessary items ready (including all the small parts). Follow the assembly guidelines in chapter 5 strictly.

The installation procedures must be strictly observed. Note that deviations from the installation guidelines may result in degraded operational reliability or in unfavourable EM-radiation or EM-susceptibility.



#### 1.8.3. Operation

The operating environment must guarantee the environmental parameters (temperature, power supply, etc.) specified in the technical specification section of the product manuals.

The main functionality of the S8 system is defined by the application programs running on the processor board. The application programs are not part of the delivery by Syslogic but are defined, developed and tested by the customer or a system-integrator for each specific application. Refer to the respective documentation for more information.

#### 1.8.4. Maintenance and Repair

The IPC system features error- and malfunction-detection circuitry. Diagnostic information gathered is transferred to the applications software where it can be used. In the rare case of a module hardware-failure or malfunction, the complete system should be exchanged. The faulty system must be returned to the factory for repair. Please use whenever possible the original packing for return of the product (EMI and mechanical protection).

#### 1.8.5. Disposal

At the end of the lifespan the S8 products must be properly disposed. S8 products contain a multitude of elements and must be disposed like computer parts. Some of the S8 products contain batteries which should be properly disposed.



# 2 **Product Description**

# 2.1. Features

The S8 system is a x86 based industrial PC designed for use with the IPC line of communications and I/O boards. Its many different variants allow to build up various industrial controls based on the standard PC/AT architecture.

The S8 offers the following main features:

- low power industrial processor board eliminating the need for enforced cooling
- high performance 64-bit Intel Atom based processor core with integrated floating point unit
- up to 1.9 GHz processor clock
- DDR3 DRAM memory
- up to 4 Gbyte DRAM on board
- 64-bit graphics controller with backwards compatibility to VGA and SVGA standards
- graphics controller supporting up to 1900 x 1200 dots resolution on DVI-D port
- SATA interface supporting one CFast card socket.
- SDCard interface supporting one Micro SDCard socket.
- integrated peripheral controller (IPC) with PC/AT compatible DMA controllers (2 x 8237), interrupt controllers (2 x 8259) and timer/counter channels (8254)
- up to two serial RS232 ports (COM1-2) with 16 byte receive and transmit fifo (16550A)
- one USB V3.0/ V2.0 port (XHCI-Hostcontroller) with Super-, High-, Full- and Low-Speed support
- three USB V2.0 ports (OHCI/EHCI-Hostcontroller) with High-, Full- and Low-Speed support
- two 10/100/1000Mbit Ethernet LAN interfaces
- Year 2000 compliant Real Time Clock (PC/AT compatible)
- hardware watchdog configurable for 100 ms or 1.6 s timeout and hardware reset activation
- temperature supervisor for software controlled power management
- Flash for BIOS and BIOS extensions
- supervised battery backup for Real Time Clock
- highspeed bus interface for expansion with Syslogic M8 communications and I/O boards






Fig. 1 Block Diagram S8 (all functions)

#### **Important Note**

Check the product variant carefully for the supported functions.



# 2.2. **Product Variants**

The S8 is available in different functional variants and enclosures.

The following tables show the functional differences for the S size enclosure and the M size enclosure variants. Bold printed functions are available on a front or rear connector, italic printed functions are available as internal interfaces only. See figure Fig. 2 for location of the internal interfaces.

Function	IPC/S8G13-	IPC/S8H19-	
	A101E	A101E	
CPU	Atom E3825	Atom E3845	
	1.3GHz	1.9GHz	
Memory	2 GByte	4 GByte	
LAN1	LAN1	LAN1	
LAN2	LAN2	LAN2	
COM1	COM1	COM1	
COM2	COM2	COM2	
USB1/2	<b>USB1/2</b>	USB1/2	
USB3	P21	P21	
USB4	P26	P26	
DVI-D	DISPLAY	DISPLAY	
I2C	P46	P46	
Buzzer	<i>P3</i>	P3	
CFast	P8	P8	
Micro SDCard	P7	P7	
Expansion Bus	P51	P51	
RTC Backup	Li battery	Li battery	

Tab. 1 Product Variants S



# 2.3. Operating Modes

The S8 is based on the standard PC/AT architecture and therefore operates in DOS-compatible mode (real mode) on start up. The configurable BIOS initializes all onboard peripherals to their default values, executes the BIOS extensions programmed into the onboard BIOS-Flash and BIOS extensions found on installed expansion boards prior to booting the operating system from a user-selectable drive (boot sector). The operating system (or eventually a BIOS extension) may switch to protected mode to execute high performance 32-bit or 64-bit program code.

# 2.4. Startup Modes

The S8 may startup either in normal operating mode or in BIOS recovery mode:

- BIOS recovery mode is invoked when rotary switch S1 is set to position '8'. In BIOS recovery mode is intended to reprogram a corrupt main BIOS. Before starting the reprogram process, switch S1 must be reset to position '0', otherwise the recovery BIOS will be overwritten.
- Normal operating mode is invoked when rotary switch S1 is set to position '0'.

Switch	Startup Mode		Watchdog
<b>S</b> 1			<b>Base Timeout</b>
0	normal operating modes	default	1.6 s
1			100ms
2			1.6 s
3			100ms
4			1.6 s
5			100ms
6			1.6 s
7			100ms
8	BIOS recovery mode		1.6 s
9	factory modes		100ms
А	(do not use)		1.6 s
В			100ms
С	factory modes		1.6 s
D	(do not use)		100ms
Е			1.6 s
F			100ms

Other parameters like factory modes are also dependent on S1 setting:

Tab. 2 Startup Modes



# **3 Hardware Description**

# 3.1. Overview

The S8 hardware may be configured by software (CMOS setup) and by switch settings. Custom BIOS configuration can be programmed into the BIOS flash on request (ask Syslogic technical support for custom BIOS configuration).

The switch and connector locations are shown in the board layout drawing (Fig. 2).

### **Important Note**

Always check the jumper configuration of a freshly received board to comply with your system requirements before applying power, otherwise the system may get damaged or may fail to operate.






Fig. 2 Board Layout S8 (all functions)





Fig. 3 Board Top View (IPC/S8-Board)



# 3.2. Memory and I/O Resources


### 3.2.1. General Memory Layout and Configuration

The S8 uses the same memory layout as a standard desktop PC. Three onboard devices , DRAM, graphics controller, and BIOS, make use of the 4 Gbyte (32-bit mode) / 64Gbyte (64-bit mode) adressable memory space.

Address	Device / Register	Remarks
0000'00000009'FFFFH	640 kbyte Main Memory (DRAM)	
000A'0000000B'FFFFH	VGA Video Memory	
000C'0000000F'FFFFH	Configurable memory range (BIOS,	
	BIOS Extensions, DRAM or redirected	
	to PC/104 bus)	
0010'0000 FFFF'FFFFH	2-4 Gbyte Main Memory (DRAM)	including graphics memory
		(UMA)
0000'0001'0000'0000	optional 4 Gbyte Main Memory	64-bit mode only
0000'0001'FFFF'FFFFH	(DRAM)	
0000'0002'0000'0000	up to top	64-bit mode only
0000'000F'FFFF'FFFH		

Tab. 3 Physical Memory Address Space Layout









# 3.2.2. General I/O Layout and Configuration

The S8's 64 kbyte I/O address space is mapped to the PC/104 bus address space as indicated in the table below. Note that 16 bit address decoding should be used on all PC/104 expansion boards to make efficient use of the I/O address space.

Address	Device / Register	Remarks
0000001FH	DMA Controller 1	
00200021H	Master Interrupt Controller	
0022H	Configuration Address Register	
0023H	Configuration Data Register	
0024003FH	reserved	
00400043H	Timer/Counter	
0044005FH	reserved	
0060H	Keyboard/Mouse Controller	
0061H	Port B Register	
00620063H	reserved	
0064H	Keyboard/Mouse Controller	
0065006FH	reserved	
0070H	Bit 60 = RealTimeClock/CMOS-RAM Address Register	
	Bit 7 = Non Maskable Interrupt (NMI) Mask (write only)	
0071H	RealTimeClock/CMOS-RAM Data Register	
0072007FH	reserved	
00800091H	DMA Page Registers / reserved	
0092H	Port 92h System Control Register	
0093009FH	reserved	
00A000A1H	Slave Interrupt Controller	
00A200BFH	reserved	
00C000DFH	DMA Controller 2	
00E0010FH	reserved	
0110016FH	reserved	
01700177H	Secondary IDE Channel	
017801EFH	reserved	
01F001F7H	Primary IDE Channel	
01F801FFH	reserved	
0200026FH	not used	
0278027FH	reserved for Parallel Port (LPT2) and Plug'n Play	
028002E7H	reserved	
02E802EFH	reserved for Serial Port (COM4)	
02F002F7H	reserved	
02F802FFH	Serial Port (COM2)	
0300036FH	not used	
03700377H	reserved for external Secondary Floppy Controller	
03760377H	reserved for external Secondary IDE Channel	
0378037FH	reserved for Parallel Port (LPT1)	



038003AFH	reserved
03B003BBH	VGA registers (MDA)
03BC03BFH	reserved for Parallel Port (LPT3)
03C003CFH	VGA registers (EGA)
03D003DFH	VGA registers (CGA)
03E003E7H	reserved
03E803EFH	reserved for Serial Port (COM3)
03F003F7H	reserved for external Primary Floppy Controller
03F603F7H	Primary IDE Channel
03F803FFH	Serial Port (COM1)
0400042FH	reserved
043004EFH	reserved
0480048FH	DMA High Page Registers / reserved
0490049FH	Instruction Counter Registers / reserved
04A004CFH	reserved
04D004D1H	IRQ Edge/Level Control
04D204FFH	reserved
050008FFH	reserved
09000A77H	reserved
0A78H	Plug'n Play configuration port
0A790BFFH	reserved
0C000CF7H	reserved
0CF80CFFH	PCI configuration registers
0D000FFFH	reserved
10003FFFH	reserved
4000 46E7H	reserved
46E8H	reserved
46E947FFH	reserved
48006FFFH	reserved
70007FFFH	not used
800081FFH	reserved
8200821FH	S8 system registers
822083FFH	reserved for Syslogic add-on boards
8400BFFFH	reserved
C000FFFFH	reserved for PCI devices (VGA, Ethernet, USB, SATA)

# Tab. 4 I/O Address Space Layout



4

Pin Number	Signal	Remarks
1	TCK (do not connect)	
2	TDO (do not connect)	
3	TMS (do not connect)	

The programmable logic device on the S8 board is factory programmed using some pins of the internal header P12. These pins **must not** be connected by the user.


Tab. 5 Factory Programming Header P12 (1x4 pin)

TDI (do not connect)

The power management controller on the S8 board is factory programmed using the internal header P17. This header **must not** be connected by the user.

Pin Number	Signal	Remarks
1	VPP/MCLR# (do not connect)	PICkit3 pin 1
2	VCC (do not connect)	PICkit3 pin 2
3	GND (do not connect)	PICkit3 pin 3
4	PGD (ICSPDAT, do not connect)	PICkit3 pin 4
5	PGC (ICSPCLK, do not connect)	PICkit3 pin 5
6	PGM LVP (SCL, do not connect)	PICkit3 pin 6
7	(SDA, do not connect)	

Tab. 6 Factory Programming Header P17 (1x7 pin)





# 3.3. Peripheral Devices

### 3.3.1. DVI Interface

The DVI-D signals are available on the High Density DVI-D connector P5 for direct connection of DVI-D Single Link compatible monitors. The controller uses the standard VGA register interface. All configuration is done by software (BIOS, VGA-BIOS, OS driver).

## **Device Connection**

Pin Number	Signal	Remarks
1	DATA#2	TMDS Link 1 Digital Red
2	DATA2	TMDS Link 1 Digital Red
3	Shield 2/4	connected to Ground
4	DATA#4	TMDS Link 2 not supported
5	DATA4	TMDS Link 2 not supported
6	DDC_CLK	DDC Clock
7	DDC_DATA	DDC Data
8	VSYNC	Analog VGA not supported
9	DATA#1	TMDS Link 1 Digital Green
10	DATA1	TMDS Link 1 Digital Green
11	Shield 1/3	Connected to Ground
12	DATA#3	TMDS Link 2 not supported
13	DATA3	TMDS Link 2 not supported
14	VCC5	+5Vdc standby power for monitor
15	GND	Ground
16	HPDET	Hot Plug Detect
17	DATA#0	TMDS Link 1 Digital Blue
18	DATA0	TMDS Link 1 Digital Blue
19	Shield 0/5	connected to Ground
20	DATA#5	TMDS Link 2 not supported
21	DATA5	TMDS Link 2 not supported
22	Shield CLK	connected to Ground
23	CLK	TMDS Clock
24	CLK#	TMDS Clock
C1	VGA_RED	Analog VGA not supported
C2	VGA_GREEN	Analog VGA not supported
C3	VGA_BLUE	Analog VGA not supported
C4	HSYNC	Analog VGA not supported
C5	VGA_GND	Analog VGA not supported

Tab. 7 DVI-D connector P5 (DSUB15HD)



#### **Important Note**

Maximum cable length for DVI-D connection is dependent on pixel clock frequency (about 5 m for 1920x1200 resolution).

Use high quality shielded DVI-D cables (with twisted diff pair wires for TMDS signals) for maximum EMI protection.

#### 3.3.2. Buzzer Interface / Buzzer (optional)

A standard buzzer interface is available on internal connector P3 for connection of a PC buzzer like TDK SD1209T5-A1 or similar type. The buzzer drive signal is generated by the standard PC timer 1. It is buffered by an open collector NPN transistor and protected by a free-wheeling diode against inductive load spikes.

Optionally the buzzer interface can be replaced by a buzzer directly on board.

#### **Device Connection**

Mating connector type: Housing Molex 51021-0200, Crimp contact Molex 50058-8100. Wiring: AWG26.

Pin Number	Signal	Remarks
1	BUZ+ (5V)	not fused
2	BUZ- (buzzer drive signal)	100mA max

Tab. 8 Buzzer interface connector P3

#### **Important Note**

This interface is intended for case internal use only.



#### 3.3.3. CFast-Interface

The S8 features an SATA generation 2 hostcontroller having assigned the base address and IRQ at boot time by the PCI-BIOS.

Channel 0 of the SATA controller serves the CFast socket P8. The CFast card behaves like a standard SATA disk. Channel 1 is available on expansion connector P51.

Tested CFast cards are:

- Cactus Technologies KC-series

Pin Number	Signal	Pin Number	Signal
S1	SGND	PC1	CDI
S2	RxP	PC2	GND
<b>S</b> 3	RxN	PC3	nc
S4	SGND	PC4	nc
S5	TxN	PC5	nc
<b>S</b> 6	TxP	PC6	nc
<b>S</b> 7	SGND	PC7	GND
		PC8	LED1
		PC9	LED2
		PC10	IO1
		PC11	IO2
		PC12	IO3
		PC13	PWR
		PC14	PWR
		PC15	PGND
		PC16	PGND
		PC17	CDO

#### **Device Connection (CFast)**

Tab. 9 CFast Connector P8 (SATA Channel 0)

#### **Important Note**

Do not insert or remove the CFast card when power supply is on. This interface does not support hot-plugging.



### 3.3.4. Serial Ports

Up to two serial ports are available with standard RS232 signals. They are available on standard DSUB-9 connectors on the front (COM1, COM2).

The serial ports have fixed base addresses of 3F8H for COM1 and 2F8H for COM2.


COM1 uses hardware interrupt 4, COM2 uses hardware interrupt 3. Interrupt configuration may be changed in CMOS setup SIO configuration.

#### **Device Connection RS232**

The Serial Port COM1 is available on DSUB-9 connector P14. The Serial Port COM2 is available on DSUB-9 connector P15.

Pin Number	Signal	Pin Number	Signal
1	DCD*	6	DSR*
2	RXD	7	RTS*
3	TXD	8	CTS*
4	DTR*	9	RI*
5	GND		


Tab. 10 Serial Ports COM1-2 on DSUB-9 male P14, P15 (9 pin)





### 3.3.5. USB Interface

The S8 features an OHCI/EHCI and a XHCI compatible USB host controller having assigned the base address and IRQ at boot time by the PCI-BIOS. All ports support USB 2.0 devices and port 1 supports USB 3.0 devices with Superspeed.



#### **Device Connection**

The USB interface uses a standard A type double USB connector on the front for USB ports 1 and 2. Ports 3 and 4 are located on two internal 4 pin connectors.

Mating connector type for P21, P26: Housing Harwin DataMate M80-8880405, Crimp contacts included (M80-0130005). Recommended wire type: BS3G210 type A, PTFE insulated, 24-28AWG, max insulation diameter 1.10mm. Twist D+/D- wires.

P20 bottom	USB port 1	P20 top	USB port 2
Pin Number	Signal	Pin Number	Signal
1	VBUS	1	VBUS
2	D-	2	D-
3	D+	3	D+
4	GND	4	GND

Tab. 11 USB1/2 Interface Connector P20 (Dual Type A)

Pin Number	Signal	Remarks
1	D+	
2	D-	
3	VBUS	
4	GND	

Tab. 12 USB3/4 Interface Connector P21 and P26 (2x2pin)

#### **Important Note**

Maximum cable length allowed for USB connection is 3 m. If longer cables are used, special overvoltage and filtering elements have to be installed to comply with the requirements of EMI/RFI "CE"-certification. Only use high quality industrial USB devices with sufficient EMI compatibility.

Use shielded cables for maximum EMI protection.

Drawing excessively power might disturb operation.



### 3.3.6. Ethernet LAN Interface

The S8 features up to two PCI Ethernet controller having assigned the base address and IRQ at boot time by the BIOS. The Ethernet interface drives two LED's (yellow and green) integrated into the RJ45 connector for status information. The meaning of the LED activity is programmable (normally set by the low level driver).

LAN1 and LAN2 feature Intel I210 Ethernet controllers supporting 10/100/1000Mb/s. Both interfaces support Auto Negotiation and Auto MDIX functions. Check manufacturer's datasheets for detailed information.

No configuration options are available for the Ethernet device.

#### **Device Connection**

The Ethernet interfaces use the standard RJ45 Gigabit connector P18 and P19 on the front for  $100\Omega$  shielded or unshielded Twisted Pair cabling.

Pin Number	Signal	Remarks
1	MD0+	
2	MD0-	
3	MD1+	
4	MD2+	
5	MD2-	
6	MD1-	
7	MD3+	
8	MD3-	

Tab. 13 Ethernet Twisted Pair Interface Connector P18 and P19 (RJ45)



## 3.3.7. I2C Interface

The S8 features one I2C interface on an internal connector on the PC/104 bus expansion rows F/E (see paragraph 3.3.13 for details). The interface is integrated into the processor module (see processor module datasheet for details). The signals are non-buffered 3.3V LVCMOS interfaces with integrated pullups.

Consult processor module datasheet for programming details.

#### **Device Connection I2C**

The first I2C interface uses connector P46. Mating connector type: Housing Molex 51021-0400, Crimp contact Molex 50058-8100. Wiring: AWG26.

Pin Number	Signal	Remarks
1	VCC (3.3V)	not fused!
2	SDA	3.3V LVCMOS with integrated pullup
3	SCL	3.3V LVCMOS with integrated pullup
4	GND	

Tab. 14 I2C Interface Connector P46

#### **Important Note**

This interface is intended for case internal use only.

#### 3.3.8. Watchdog

The watchdog timer is configurable for 100 ms or 1.6 s (default) timeout. Once timed out, it activates the S8 hardware reset.

### **Configuration Options**

Switch	Configuration	Remarks
S 1	even positions '0', '2', '4', '6', '8' = 1.6 s	see Tab. 2.
	odd positions '1', '3', '5', '7' = 100 ms	see Tab. 2.

#### Tab. 15 Watchdog Configuration Options



## 3.3.9. Power supply

The processor and its peripherals are powered by a non-isolated, integrated power supply which generates all the necessary voltages.

The power must be connected using the following mating connector:

Weidmueller BCZ 3.81/04/180F SN SW (Ordercode 1792970000).

The mating connector can be ordered directly at your local Weidmueller distributor .

Pin Number	Signal	Remarks
1	+24VDC_AUX	Auxiliary power supply
2	Power Fail/Remote on/off	Power fail input
3	+24VDC	+9V+30V DC
4	GND	

#### Tab. 16 Power supply connector

For normal operation the external power supply has to be connected to the pins 3 (+24VDC) and 4 (GND) of the connector.

Pin 1 (+24VDC\_AUX) may be used as a standby supply for the optional GoldCap RTC backup.

Pin 2 is used as an input for either a power fail or remote on/off signal.

#### 3.3.10. Power supervision

The power management control unit (PCU) can be operated in two modes: power fail mode or remote on/off mode. The following two chapters describe their functionality in detail.

Switch	Configuration	Remarks
S12	position '0' = test mode (powerfail active)	check chapter
	position '1' = internal pulldown (remote on/off mode)	3.3.11/3.3.12
	position '2' = internal pullup (power fail mode)	
	position '3' to 'F' = reserved (do not use)	

#### Tab. 17 Power fail input configuration

Switch	Configuration	Remarks
S14	position '0' = bypass mode (for power fail mode)	check chapter
	position '1' to 'F' = remote on/off mode	3.3.11/3.3.12


Tab. 18 Power fail mode configuration



## 3.3.11. Power Fail


In power fail mode the microcontroller monitors the external power fail signal. The state of power fail signal can be access through the status register, I/O 8200h.

## **Application example**



### Fig. 5 Typical power fail application

The application has to poll the power fail flag and call different functions according to the state of the flag.



### Fig. 6 Typical power fail flow

IPC/S8xxx-AxxxE: user documentation DOC/IPC\_S8-E; V1.6





# 3.3.12. Remote On/Off

With the remote on/off function the system can be switched on and off through an external control signal. When active the internal software goes from the run state into the shutdown state. After a predefined timeout the PCU switches the main power supply off. The timeout can be configured through S14. Mode 6-9 are controlled by a 250ms Impulse of the external control signal. Mode 8 and 9 have the feature to do a hard power off when the Impulse is longer than 5 seconds.

Config switch S14 position	t <sub>debounce_on</sub> On debouncing (setup)	t <sub>debounce_off</sub> Off debouncing (hold)	t <sub>startup</sub> Hold time until switch off signal is routed to processor, if system is still booting	t <sub>hard_off</sub> Timeout until switch off signal is generated from processor (after that hard off)	
0	-	-	-	-	
1	2 s	60 s	5 s	60 s	
2	2 s	60 s	60 s	300 s	
3	2 s	60 s	60 s	120 s	
4	1 s	5 s	5 s	60 s	
5	5 s	5 s	60 s	60 s	
6	0 s	0 s	60 s	60 s	
7	0 s	0 s	60 s	60 s	
8	0 s	0 s	60 s	60 s	
9	0 s	0 s	60 s	0 s	
5 – F	n/a	n/a	n/a	n/a	

# Tab. 19 PCU timing configuration through S14

When switch S14 is in position 0 the PCU is in bypass mode.

Please check the separate documentation and sample code for details about the programming of the power management control unit.

# **Application example**





Fig. 7 Application example: CAR PC





Startup timing diagram Fig. 8



1) VIN supply must be present


2) Ignition on starts debouncing sequence

3) glitches/bounces are ignored during  $t_{\mbox{debounce\_on}}$ 

4) if ignition signal is stable after  $t_{debounce\_on}, \\ supply is switched on and the system starts \\$ 

5) during  $t_{\text{startup}}$ , ignition switch is ignored Note: system might have finished booting well in advance before startup phase is over

6) after  $t_{\rm startup},$  the power management circuit resumes tracking of the ignition switch signal



Shutdown timing diagram Fig. 9

#### **Important Notes**

The operating system must support the remote on/off function.



# 3.3.13. Expansion Bus Interface

The internal expansion bus interface of the S8 allows expansion with a range of I/O and communications boards. The bus connector pinout is shown in Tab. 20. See paragraph 7.1 for electrical specification.

Pin		Signal Name	Direction	Pin		Signal Name	Direction
A1	8	SATA_RX_P	input	B1	8	SATA_TX_P	output
A2	8	SATA_RX_N	input	B2	8	SATA_TX_N	output
A3	⊗	reserved		B3	$\otimes$	USB_OC#	
A4	8	I2C_DAT	bidirectional	B4	8	USB_DP	bidirectional
A5	8	I2C_CLK	output	B5	8	USB_DN	bidirectional
A6	8	reserved		B6	8	USB_PWRON	
A7	⊗	PCIE_RX_P	input	B7	$\otimes$	PCIE_TX_P	output
A8	8	PCIE_RX_N	innput	B8	8	PCIE_TX_N	output
A9	⊗	reserved		B9	8	reserved	
A10	8	PCIE_WAKE#	input	B10	8	PCIE_CLK_P	output
A11	⊗	PCIE_RST#	output	B11	8	PCIE_CLK_N	output
A12	8	reserved		B12	8	reserved	
A13	⊗	SMB_DAT	bidirectional	B13	8	LPC_RST#	output
A14	8	SMB_CLK	output	B14	8	LPC_CLK	output
A15	⊗	SMB_ALRT#	input	B15	8	LPC_FRAME#	output
A16	8	LPC_AD1	bidirectional	B16	8	LPC_AD0	bidirectional
A17	8	LPC_AD3	bidirectional	B17	8	LPC_AD2	bidirectional
A18	⊗	SERIRQ	input	B18	8	LPC_LDRQ	input
A19	⊗	SUS_S5#	output	B19	⊗	SUS_S3#	output
A20	$\otimes$	+5V	power, always on	B20	$\otimes$	+1.5V	power, always on
A21	$\otimes$	+5V	power, always on	B21	$\otimes$	+1.5V	power, always on
A22	⊗	+5V	power, always on	B22	⊗	+3.3V	power, always on
A23	⊗	+5V	power, always on	B23	⊗	+3.3V	power, always on
A24	$\otimes$	+5V	power, always on	B24	⊗	+3.3V	power, always on
A25	$\otimes$	+5V	power, always on	B25	8	+3.3V	power, always on

Tab. 20 Expansion Bus Connector P51



## 3.3.14. Frontside Status LEDs

The four colored LEDs on the front side show the following states:

LED	Signal	Remarks
Red up	STOP signal	programming see Control register in chapter 4
Green down	Board ready	programming see Setup register in chapter 4
Green up	Aux LED	programming see Setup register in chapter 4
Yellow down	Disk activity	SATA/CFast only



# **4 Programming Information**

## 4.1. Overview

The programming of the S8 board is done with standard memory and I/O read and write operations. Most configuration options are handled by the BIOS. For detailed information refer to the firmware documentation and other related documents as listed in paragraph 1.3. Please contact Syslogic technical support if you need special BIOS configuration.

## 4.2. Interrupt, Memory and I/O Resources

#### 4.2.1. Interrupt Resources

The following table shows the usage of the interrupt resources. Interrupts marked 'shared' are shared between an onboard device and expansion bus interrupt line. These interrupts should only be used for multiple interrupt sources, if all interrupt routines are able to process shared interrupts. Interrupts marked 'free' are not used by onboard devices if they are not assigned to a PCI device or SIO peripherals in the BIOS configuration (check SIO configuration in CMOS setup).

Interrupt	Interrupt Source	Remarks			
Master					
IRQ0	Timer Channel 0				
IRQ1	PS/2-Controller (Keyboard)	SIO, check CMOS setup			
IRQ2	Slave Interrupt Controller Cascading				
IRQ3	COM2	SIO, check CMOS setup			
IRQ4	COM1	SIO, check CMOS setup			
IRQ5	available for PCI/SERIRQ	check CMOS setup			
IRQ6	available for PCI/SERIRQ	check CMOS setup			
IRQ7	available for PCI/SERIRQ check CMOS set				
Slave					
IRQ8	Real Time Clock				
IRQ9	ACPI/PCI				
IRQ10	available for PCI/SERIRQ	check CMOS setup			
IRQ11	available for PCI/SERIRQ	check CMOS setup			
IRQ12	available for PCI or PS/2-Controller	SIO, check CMOS setup			
IRQ13	Floating Point Unit				
IRQ14	Primary IDE/SATA Channel in legacy mode				
IRQ15	available for PCI/SERIRQ	check CMOS setup			
Special					
NMI	available for PCI/SERIRQ				

Tab. 21 Interrupt Usage



#### 4.2.2. Memory Resources

The general memory layout is shown in paragraph 3.2.1. The configuration of the memory layout is done by programming processors internal configuration registers and board configuration registers (see paragraph 4.2.3). This is done completely by the BIOS on system startup and must not be changed during operation. For operating systems requiring memory configuration (e.g. Windows CE) the memory layout shown in paragraph 3.2.1 must be considered.

#### 4.2.3. I/O Resources

This paragraph describes only the S8 system register and support functions not directly related to a specific peripheral device. The general I/O layout is shown in paragraph 3.2.2. Peripheral devices are discussed in paragraph 0. Note that the Socket Memory related registers are programmed by the BIOS on system startup and must not be changed during operation.

Address	Device / Register	Remarks
8200H	Status Register	
8201H	Control Register	
8202H	Function ID Register	
8203H	Watchdog Configuration Register	not supported
8204H	Option ID Register	
8205H	Setup Register	
8206H	Revision ID Register	
8207H	Socket Memory Configuration Register	not supported
8208H	Socket Memory Window Mapping Register	not supported
8209H	Socket Memory Window Base Address Register	not supported
820AH	Boot Mode Input Register	
820BH	I2C Register for Temp Sensor	
820CH	Configuration Switch Input register	
820DH	PWM-Register for LCD Inverter Brightness Control	not supported
820E821FH	reserved	do not access

Tab. 22 S8 System Registers




## Status Register 8200h

D7	D6	D5	D4	D3	D2	D1	D0	Access
OVRTMP#	LOBAT#	1	WDG#	ERRFLG#	ATTFLG#	ERRINT#	ATTINT#	Read
	reserved						Write	
1111'1111 (0xFF)						Reset		

Description:

OVRTMP#	Temperature Sensor Status Flag	
	Read	Write
	0 = programmed temp. limit reached	
	1 = temperature ok (below limit)	
LOBAT#	Battery Status Flag	
	Read	Write
	0 = Battery voltage low	
	1 = Battery voltage ok	
WDG#	Watchdog Status Flag	
	Read	Write
	0 = Watchdog has timed out	
	1 = Watchdog running or disabled	
	Reset by issuing a hardware reset (see	
	register 8204hex)	
ERRFLG#	Error Status Flag (for polled application	is)
	Read	Write
	not used, returns 1	
ATTFLG#	Attention Status Flag (for polled applica	ations)
	Read	Write
	not used, returns 1	
ERRINT#	Error Interrupt Status	
	Read	Write
	<b>Read</b> 0 = Error Interrupt pending	Write
		Write
ATTINT#	0 = Error Interrupt pending	Write
ATTINT#	0 = Error Interrupt pending 1 = No error interrupt pending	Write Write
ATTINT#	0 = Error Interrupt pending 1 = No error interrupt pending Attention Interrupt Status Flag	





# Control Register 8201h

D7	D6	D5	D4	D3	D2	D1	D0	Access
TRIG#	WDTRIG	WDNMI	STOP	TRGSRC	FREEZE	ERREN#	ATTEN#	Read
TRIG#	WDTRIG	WDNMI	STOP	TRGSRC	FREEZE	ERREN#	ATTEN#	Write
0000'0101 (05h)						Reset		

Description:

TRIG#	Bus Trigger (currently not supported)				
	Read	Write			
	not used, returns 0				
WDTRIG	Watchdog Trigger				
	Read	Write			
	readback of written value	Any state change triggers the watchdog.			
WDNMI	Watchdog NMI Configuration (currently	y only RESET mode supported)			
	Read	Write			
	0 = Watchdog activates hardware	0 = Watchdog activates hardware			
	reset	reset			
	1 = not supported	1 = not supported			
STOP	NETSBC Stop# Signal State				
	Read	Write			
	0 = STOP# inactive (high), red LED	0 = STOP# inactive (high), red LED			
	off	off			
	1 = STOP# active (low), red LED	1 = STOP# active (low), red LED on			
	on				
TRGSRC	Trigger source selection				
	Read	Write			
	not used, returns 0				
FREEZE	Freeze bit				
	Read	Write			
	not used, returns 1				
ERREN#	Error Interrupt Enable (PC/104 bus IOC	CHCK# routed to NMI)			
	Read	Write			
	always 0 = Error Interrupt on NMI				
	always enabled				



ATTEN#

Attention Interrupt Enable

Read	Write
not used, returns 1	

The STOP# signal directly drives the red LED on the front (STOP# low = LED on). Upon startup STOP# is active (LED on) until the BIOS has initialized the main peripherals, it is set inactive (LED off) before booting the operating system.



## Function ID Register 8202h

D7	D6	D5	D4	D3	D2	D1	D0	Access
			FID[7:0] F	unction ID				Read
reserved, always write 0							Write	
same as Read value							Reset	

Description:

FID

Function ID

Read	Write
51h = general IPC processor board	reserved, always write 0

## Watchdog Configuration Register 8203h

	<u> </u>	<u> </u>						
D7	D6	D5	D4	D3	D2	D1	D0	Access
WDLOCK	1	1	1	WDTO	UT[3:0] Watch	dog Timeout S	election	Read
WDLOCK	reserved	reserved	reserved	veserved WDTOUT[3:0] Watchdog Timeout Selection				Write
	1111'1111 (FFh)						Reset	

Description:

## WDLOCK Watchdog Lock Flag (currently not supported)

Read	Write
not supported, returns 1	

WDTOUT

Watchdog Timeout Selection (currently not supported)

Read	Write
not supported, returns 1	

reserved

Reserved, always write 0



#### **Option ID Register 8204h**

D7	D6	D5	D4	D3	D2	D1	D0	Access
OID[7:0] Option ID								Read
reserved, always write 0								Write
same as Read value								Reset

Description:

OID

Option ID

Read	Write				
D2h = M8/S8	A5h = Writing data A5h invokes a				
	complete hardware reset (also clearing				
	the Watchdog timeout status bit)				
	5Ah = Writing data 5Ah invokes a				
	complete power off or power reset				
	(also clearing the Watchdog timeout				
	status bit), system restarts depending				
	on configuration of power				
	management controller.				



#### Setup Register 8205h

D7	D6	D5	D4	D3	D2	D1	D0	Access
READY	WDEN	AUX	0	0	USBEN2	USBEN1	USBEN0	Read
READY	WDEN	AUX	0	0	USBEN2	USBEN1	USBEN0	Write
0000'0111 (07h)								Reset
0000'0111 (07h)								R

Description:

READY	Ready bit, green LED						
	Read	Write					
	0 = Inactive, green LED off	0 = Deactivate green LED					
	1 = Active, green LED on	1 = Activate green LED					
WDEN	Watchdog enable						
	Read	Write					
	0 = Watchdog disabled	0 = Disable watchdog					
	1 = Watchdog enabled (running)	1 = Enable watchdog					
AUX	Auxiliary LED, green LED						
	Read	Write					
	0 = Inactive, green AUX LED off	0 = Deactivate green AUX LED					
	1 = Active, green AUX LED on	1 = Activate green AUX LED					
USBEN2	USB4/5 Power enable						
	Read	Write					
	0 = USB5/6 power off	0 = disable USB5/6 power					
	1 = USB5/6 power on	1 = enable USB5/6 power					
USBEN1	USB2/3 Power enable						
	Read	Write					
	0 = USB3/4 power off	0 = disable USB3/4 power					
	1 = USB3/4 power on	1 = enable USB3/4 power					
USBEN0	USB0/1 Power enable						
	Read	Write					
	0 = USB1/2 power off	0 = disable USB1/2 power					
	1 = USB1/2 power on	1 = enable USB 1/2  power					

The READY signal directly drives the green LED on the front (READY high = LED on).

Upon startup READY is inactive (LED off) until the BIOS has initialized the main peripherals, it is set active (LED on) before booting the operating system.

Always read back the current state before programming this setup register for enabling the watchdog!



#### **Important Note**

Be careful when disabling USB power by setting USBENx=0 since this will disable any all devices connected to the two related USB ports. Always use a program sequence which automatically reenables USB power some seconds later.

## Revision ID Register 8206h

D7	D6	D5	D4	D3	D2	D1	D0	Access
RID[7:0] Revision ID								Read
reserved, always write 0								Write
same as Read value								Reset

Description:

RID

#### Logic Design Revision ID

Read	Write
see Product Revision History	

reserved

Reserved, always write 0



#### Socket Memory Configuration Register 8207h

		<u> </u>	<u> </u>					
D7	D6	D5	D4	D3	D2	D1	D0	Access
0	0	0	0	0	0	0	0	Read
reserved								Write
0000'0000 (0x00)								

Description:

Reserved reserved

Read	Write
0	

Reserved

reserved, do not write

#### Socket Memory Window Mapping Register 8208h

D7	D6	D5	D4	D3	D2	D1	D0	Access
0	0	0	0	0	0	0	0	Read
reserved								Write
0000'0000 (0x00)								Reset

Description:

Reserved

reserved

Read	Write
0	

Reserved

reserved, do not write

## Socket Memory Window Base Address Register 8209h

D7	D6	D5	D4	D3	D2	D1	D0	Access
0	0	0	0	0	0	0	0	Read
reserved								Write
0000'0000 (0x00)								Reset

Description:

Reserved

reserved

Read	Write
0	

Reserved

reserved, do not write



#### **Status Register 820Ah**

D7	D6	D5	D4	D3	D2	D1	D0	Access
0	0	0	0	0	0	BM1	BM0	Read
	reserved							
0000'0011 (0x03)								Reset

Description:

BM1..0 Boot Mode Inputs

Read	Write
0 = reserved	
1 = reserved	
2 = boot from backup BIOS	
3 = normal Operating Mode	

Reserved

reserved, do not write



D7	D6	D5	D4	D3	D2	D1	D0	Access		
SCLO	SDAO	SCL	SDA	1	1	1	1	Read		
SCLO	SDAO			Reserved, al	ways write 1			Write		
			FI	Fh				Reset		
Description	n:									
SCLO Clock Port Output State										
	Γ	Read			Write					
		0 = Pin state	= low		0 = Ou	tput latch sta	ate = low			
		1 = Pin state	= high		1 = Ou	tput latch sta	ate = high			
					(open c	collector)				
SDAO	)	Data Port Output Port Latch State								
		Read			Write					
		0 = Pin state	= low		0 = Ou	0 = Output latch state = low				
		1 = Pin state	= high		1 = Ou	1 = Output latch state = high				
					(open c	collector)				
SCL		Clock Port F	Pin State							
		Read			Write					
		0 = Pin state	= low							
		1 = Pin state	= high							
SDA		Data Port Pi	n State							
		Read Write								
		0 = Pin state	= low							
		1 = Pin state	= high							

## I2C Register 820Bh for temperature sensor control



Configuration Switch Input Register 820Ch
---

D7	D6	D5	D4	D3	D2	D1	D0	Access
0	0	0	0	S1-D3	S1-D2	S1-D1	S1-D0	Read
reserved								Write
xxxx'xxxx (0xXX)								Reset

Description:

D3-0	Configuration Switch S1 Inputs					
	Read	Write				
	S1 state (0-F)					
D7-4	Configuration Switch Input	S				
	Read	Write				
	0 (reserved)					
Reserved	reserved, do not write					

## PWM Register 820Dh for LCD Inverter Brightness Control

D7	D6	D5	D4	D3	D2	D1	D0	Access
FFh							Read	
								Write
FFh							Reset	

Description:

D[7..0]

#### PWM Preset Register (not supported)

Read	Write
not used, returns FFh	



# 4.3. Peripheral Devices

#### 4.3.1. DVI-Interface

The DVI interface uses the standard PC/AT VGA register set. For detailed programming information please refer to the IBM PC/AT Technical Reference or similar documentation. Low level programming is handled by the VESA compatible VGA-BIOS.

For detailed programming information please refer to the Intel Atom E38xx technical reference or similar documentation. Legacy support and low level programming is handled by the BIOS and standard OS drivers.

#### 4.3.2. SATA/CFast-Interface

For detailed programming information please refer to the Intel Atom E38xx technical reference or similar documentation. Legacy support and low level programming is handled by the BIOS and standard OS drivers.

#### 4.3.3. Mini SDCard Interface

For detailed programming information please refer to the Intel Atom E38xx technical reference or similar documentation. Legacy support and low level programming is handled by the BIOS and standard OS drivers.

#### 4.3.4. Serial Ports

The Serial Port interfaces use the standard PC/AT register set. The Serial Port controller is compatible with the standard 16C550A UART with 16 byte receive and transmit fifos. For detailed programming information please refer to the IBM PC/AT Technical Reference, the SMSC SCH3112 datasheet or similar documentation. Legacy support and low level programming is handled by the BIOS and standard OS drivers.

#### 4.3.5. Ethernet Interface

The Ethernet interfaces use the Intel I210IT Ethernet Controller. For detailed programming information and drivers check <u>www.intel.com</u>.

## 4.3.6. USB Interface

The USB interfaces use the standard OHCI/EHCI/XHCI register set. Legacy support and low level programming is handled by the BIOS and standard OS drivers.



#### 4.3.7. Temperature Sensor

The Temperature Sensor is built up using an LM75 compatible temperature sensor programmable through an I2C interface. The I2C interface programming is done through the I2C Register of the S8. For detailed programming information please refer to the National Semiconductor LM75 datasheet or similar documentation.

Poweron default setting for OVERTMP\* is 80°C chip temperature.

#### 4.3.8. Watchdog

The watchdog is disabled by default on poweron and must be enabled by the application program.

Before enabling the watchdog by setting the WDEN bit in the S8 Setup Register, the watchdog action (RESET or NMI) must be programmed in the SL8 Control Register (bit WDNMI) and the timeout value must be configured using switch S1.

If RESET activation is selected, the watchdog generates a hardware reset if it is not triggered within the configured timeout window by writing the WDTRIG bit in the S8 Control Register. The application must check the WDG\* bit in the S8 Status Register uppon startup to identify the Watchdog as the source of the reset, and it must issue a hardware reset (by writing the value 0a5h to the S8 Option ID Register) to clear the WDG\* flag. Otherwise the system resets again as soon as the Watchdog is started.

Sample code showing the initialization and triggering of the watchdog is available for RESET mode in the free IPC/IOCOMSW-1A package.

## 4.3.9. Expansion Bus Interface

For detailed description of expansion bus add-on board programming please consult the add-on boards documentation.



# 5 Installation and cabling

## 5.1. Introduction

Installation and cabling of the IPC/S8 system has to be done with great care; the correct cabling is essential for high operational reliability and the correct grounding is necessary for protection. To meet the requirements of "CE"-certification all cables have to be shielded. The enclosure has to be connected to ground via the DIN-rail or mounting kit.

#### **Important note**

Before applying power to the S8 system, the main board must be configured correctly.

#### **Important notes**

To meet the requirements of EMI/RFI "CE"-certification, correct mounting, installation and cabling of the S8 system according to these guidelines is absolutely necessary.

## 5.2. Powering the S8 System

The "logic supply voltage", i.e. the power driving the electronic circuits (CPU and base board) is internally generated from the 12/24VDC power supply input. Remember that the power supply is non-isolated. For an isolated version please contact the manufacturer.

The power supply has to be connected according to paragraph 3.3.9. Maximum allowed cable length between ac/dc power supply and system power input is 30 m. If the cable is longer than 30 m or routed outside the building, special overvoltage and filtering elements have to be installed to comply with the requirements of EMI/RFI "CE"-certification.

When selecting the external power supply the maximum power dissipation of the system has to be considered.

#### **Important notes**

Please make sure that the input voltage does not exceed the recommended operating range otherwise the electronics board could get damaged and correct operation cannot be guaranteed.

Use an overload protected power supply to prevent damage in case of a short inside the system.

The ac/dc power supply must fulfill the requirements for EMI/RFI "CE"-certification.



## 5.3. Cabling the interfaces

Use appropriate cabling for all interfaces. Shielded cabling is required to meet the EMI/EMC limits.

## 5.4. Grounding

In some cases it is recommended to connect the shields of the cables to chassis potential at the entry point into the housing cabinet as shown in Fig. 10. If the cables enter a hermetically closed cabinet, use special 360 degree metal clamps (EMI/RFI protected types which contact to the cable shield).

#### **Important notes**

Grounding of the cables shields using "pig-tail wires" are not recommended because of their high impedance at high frequencies. It is better to clamp the shields onto a grounded copper rail.




Fig. 10 Additional grounding of the cable shields at the entry point of a cabinet.

## 5.5. Cabling of communication links

If the communication ports are unisolated ports, cable shields have to be connected to chassis potential on both sides of the interconnection cable. If the cable is very long, a thick copper





wire (10 mm<sup>2</sup>) for potential adjustment is highly recommended. Fig. 11 shows an non isolated system with common chassis ground.


Some of the communication ports are galvanically isolated ports. In such cases the shield of the interconnection cable must be wired to chassis potential only on one side of the cable. Fig. 12 shows an isolated system with independent grounds.

#### **Important notes**

Grounding of cable shields using "pig-tails wires" are not recommended because of their high impedance at high frequencies. It is recommended to clamp the shields onto a grounded copper-rail.







#### Fig. 12 Non isolated communication link with common chassis potential



# 6 Service

## 6.1. Replaceable Parts

This S8 system contains the following replaceable parts:

- CFast flash card
- Litium battery
- Main fuse

To replace the flash card power off the system and remove the service cover. After having unlocked the clip, the flash card may be removed. When inserting a new flash card be sure that it is fully compliant with the CFast standard. Syslogic highly recommends CFast flash cards specified for industrial use by the card manufacturer. Check temperature range and durability to comply with your requirements.

To replace the battery power off the system and remove the service cover. Pull out the battery carefully.

Replacement battery must be one of the following types:

- Renata CR2450N (3V, 540mAh)
- Renata CR2477N (3V, 950mAh)

Because the self-discharge of all Lithium Batteries increases rapidly at high temperatures the battery life time decreases by a great amount. To prevent battery leakage scheduled service/replacement is recommended. Please contact the battery manufacturer for further details and calculation assistance for battery life time calculation.

The main fuse protects the system against destruction in case of high energy distortions on the power line. For replacement, the system must be opened in a ESD protected environment. Only an entitled instructed person is allowed for this operation. Replacement fuse type is Littlefuse 452004.MRL (4A slow-blow).

Safety warnings and installation guidelines must be followed according to paragraphs 1.6, 1.8 and 5.



Fig. 13 Service parts replacement



# 7 Technical Data

# 7.1. Electrical Data

#### **Important Note**

Do not operate the S8 system outside of the recommended operating conditions. Otherwise lifetime and performance will degrade. Operating the board outside of the absolute maximum ratings may damage the hardware.

## Absolute Maximum Ratings (over free-air temperature range)

Parameter	Symbol	min	nom	max	Unit
power supply voltage	Vcc	-0.5		30	Vdc
isolation logic to chassis		100	500		Vrms
(AC, 60s, 500m a.s.l., Ta=25°C)					
isolation RJ45 to logic (AC, 60s, 500m a.s.l.,		1500			Vrms
Ta=25°C)					
isolation RJ45 to chassis (AC, 60s, 500m a.s.l.,		500			Vrms
Ta=25°C)					
creepage distances:					
logic to chassis and PCB boarder		1.0			mm
logic to mounting holes		1.0			mm
operating free-air temperature (Ambient)	Та	-40		70	°C
storage temperature range <sup>1</sup>	Tst	-40		85	°C

#### Tab. 23 General Absolute Maximum Ratings

<sup>1</sup>Due to the large effect of self-discharge at high temperature of the Lithium Battery it is recommended to store the device at around  $+25^{\circ}$ C.



## **Recommended Operating Conditions**

Parameter	Symbol	min	nom	max	
power supply voltage	Vcc	9.0	12/24	30	Vdc
battery backup voltage (Io=100µA)	Vbatt	2.7	3.0	3.3	Vdc
SATA connector (P82) power load (+5V)	Isata			500	mA
PS/2 connector (P4) power load (+5V)	Ips2			50	mA
operating free-air temperature range	Та	-40		70	°C
IPC/S8G13 50% CPU load, low GPU load <sup>(1)</sup>					
operating free-air temperature range	Та	-40		65	°C
IPC/S8H19 50% CPU load, low GPU load (1)					

(1) this parameter is highly dependent on mounting, air flow and GPU load; with the Intel SpeedStep technology the processor automatically reduces the internal cpu clock down to 500MHz when the critical thermal trip points are reached to prevent damage.

Tab. 24 General Recommended Operating Conditions



## Electrical Characteristics (over recommended operating range, unless otherwise noted)

Parameter	Symbol	min	typ	max	Unit
general parameters					
full load power dissipation (worst case, no external	Pmax		15	18	W
loads, IPC/S8H19-A101E)					
full load power dissipation (worst case, no external	Pmax		10	13	W
loads, IPC/S8G13-A101E)					
power supply current (Vcc=24V, no external loads,	Icc		0.3		А
IPC/S8H19-A101E)					
power supply current (Vcc=12V, no external loads,	Icc		0.5		А
IPC/S8H19-A101E)					
power fail / remote on/off					
inactive state	PFhigh	2.3		Vp	V
active state	PFlow	-0.5		2.3	V
RTC backup battery				_	
Vbatt loading (Vcc=off)	Ibat(off)		4	5	uA
Vbatt loading (Vcc=on)	Ibat(on)		2	4	uA
Backup time with new CR2450N battery (Ta=25°C)	t(rtcbup)	6	7		years
Backup time with new CR2450N battery (Ta=50°C)	t(rtcbup)	3	3.5		years
Backup time with new CR2477N battery (Ta=25°C)	t(rtcbup)	8	9		years
Backup time with new CR2477N battery (Ta=50°C)	t(rtcbup)	3.5	4		years
LOWBAT* trip point		2.35	2.5	2.65	V
VRT trip point (RTC Valid RAM and Time Flag)			1.3		V
USB Overcurrent Limit					
USB on internal connector P21	Ilimit		2.8		А
all other USB connectors	Ilimit		1.5		А

Tab. 25 General Electrical Characteristics

#### **Important Note**

Battery backup time is highly dependent on temperature and on/off cycling profile.



## Switching Characteristics (over recommended operating range, unless otherwise noted)

Parameter	Symbol	min	nom	max		
processor characteristics						
processor clock (IPC/SL8G13-xxx)	fcpu		1.33		GHz	
processor clock (IPC/SL8H19-xxx)	fcpu		1.91		GHz	
communication interface characteristics						
UART base clock	fuart		1.8459		MHz	
COM1/2 baud rate				115.2	kbaud	
timer/clock characteristics						
Watchdog timeout (short period)	Tw	70	100	140	ms	
Watchdog timeout (long period)	Tw	1.0	1.6	2.25	S	
Timer base clock	ftimer		1.19318		MHz	
Timer base clock accuracy				+/-100	ppm	
Timer base clock aging				+/-5	ppm/year	
Real Time Clock base clock	frtc		32.768		kHz	
Real Time Clock accuracy (25°C)				+/-20	ppm	
Real Time Clock temperature coefficient				-0.04	ppm/(°C) <sup>2</sup>	
Real Time Clock aging				+/-3	ppm/year	

Tab. 26 General Switching Characteristics

## 7.2. EMI/EMC Data


The S8 system fulfills the following standards: Emission: EN55032 / CISPR 32 Class A EN55022 / CISPR 22 Class A EN55011 / CISPR 11 Class A Immunity: EN55024 / CISPR 24 EN61000-6-2 / EN61000-6-1

## **Important Note**

The S8 system is a class A system for industrial applications. It is not indented for use in residential or home applications.



# 7.3. Mechanical Data










Fig. 14 Mechanical Outline Enclosure S




Fig. 15 Mounting Plate



# 8 Firmware

## 8.1. Software Structure

The x86 system is based on the following software structure:

## BIOS (Basic Input/Output System)

- Power On Self Test (POST)
- Initialization of standard peripheral devices
- Boot procedure for the Operating System
   Note : Refer to the BIOS documentation for detailed information

## **OS (Operating System)**

- Initialization of additional peripheral devices
- Start procedure for the Application Programs
   Note : Refer to the OS documentation for detailed information

## **Application Programs**

- Initialization of S8 system, communications and external devices
- Start procedure for the Control Tasks
   Note : Refer to the Application Programs documentation for detailed information

## 8.2. Firmware Functions

The S8 board is setup with BIOS firmware. Some standard PC/AT peripheral devices (e.g. DVI, Keyboard/Mouse, Serial Ports, SATA interface) are directly supported by the BIOS, BIOS extensions and Operating Systems. Some peripheral devices (e.g. Ethernet) are directly supported by standard communication software (e.g. TCP/IP stacks, TCP packet drivers) others need special programming according to the freely available sample software IPC/IOCOMSW-1A (e.g. Watchdog). Please refer to the appropriate documentation for detailed information.

# 8.3. Application Programming Interface (API)

The S8 system does not contain any special API beside the installed BIOS. Refer to the BIOS and Operating System documentation for API specifications.



# **9 Product Revision History**

## 9.1. Hardware

This paragraph lists the different hardware revisions of the S8 systems delivered beginning with the first production lot. Note that prototyping boards are not included and must be returned to factory for upgrade or replacement. All information listed in this document relies on definitive state hardware. Therefore this information may be incompatible with the prototyping board hardware.

Board Identification (see product label)	Product Revision	Revision ID	Remarks
	Revision	Register	
IPC/ S8xxx-AxxxE #1	1	01H	Original Release
IPC/ S8xxx-AxxxE #1	1	03H	USB 5/6 Power enable/disable Support added

Tab. 27 Hardware Revision State

## 9.2. Firmware

This paragraph lists the different firmware versions of the S8 systems delivered beginning with the first production lot. Note that prototyping boards are not included and must be returned to factory for upgrade or replacement. All information listed in this document relies on definitive state hardware. Therefore this information may be incompatible with the prototyping board hardware.

Board Identification (see	BIOS	<b>Build Date</b>	Remarks
product label)	Version		
IPC/ SL8Gxx-AxxxE #xx	S8D1R001	06.02.2015	Original Release 1.0
IPC/ SL8Hxx-AxxxE #xx	S8D2R001	06.02.2015	Original Release 1.0
IPC/ SL8Gxx-AxxxE #xx	S8D1R011	27.06.2016	Release 2.0
IPC/ SL8Hxx-AxxxE #xx	S8D2R011	27.06.2016	Release 2.0
IPC/ SL8Gxx-AxxxE #xx	D1R011B	27.06.2016	3.1, default CMOS settings for USB adjusted
IPC/ SL8Hxx-AxxxE #xx	D2R011B	27.06.2016	3.1, Default CMOS settings for USB adjusted

#### Tab. 28 Firmware Revision State



## 9.3. Erratas

This paragraph lists some important erratas of the current S8 boards to enable workarounds in user software. Additional erratas might be present but a workaround already implemented in the BIOS. It is important therefore that neither the application software nor the operating systems reprograms the processor chipset's configuration registers.

Note that prototype board erratas (boards with revision #0) are not listed here. Contact Syslogic technical support for prototype board information.

Additional erratas of the processor chipset can be found at:

https://www.intel.com/content/dam/www/public/us/en/documents/specification-updates/atom-e3800-family-spec-update.pdf

Watchdog-NMI bu (not working)	g				
Problem	When Watchdog is configured to activate an NMI, the NMI service routine is not called.				
Implication	Watchdog-NMI not usable.				
Workaround	none.				
Correction	This bug might be a BIOS problem and will be corrected in a future BIOS release.				
SDCard Interface I (not working with	some SDCard types)				
Problem	The Intel processor chipset contains several issues in SD and SDIO Hostcontroller which can disturb normal operation of the SDCard interface.				
Implication	Some SDCard types will not work reliable.				
Workaround	Some of the issues have already been solved by a BIOS workaround, some are dependent on OS drivers and some are not fixable. Check with Syslogic for a list of working SDCard types. Some SDCards work if the BIOS setting Advanced > SCC Configuration > SCC eMMC Support is set to eMMC AUTO MODE. Additionally, SDR25 Support for SD Card should be set to enabled. Changes only become active when the BIOS is exited with Save Changes and Exit				
Correction	Some of the issues might be solved by new BIOS and/or OS driver releases, but some are not fixable.				



### **Important Note**

This document always covers the latest product revision listed in Tab 27, 28. Please contact the manufacturers technical support for upgrade options.



# **10 Manufacturer Information**

## 10.1. Contact

Our distributors and system integrators will gladly give you any information about our products and their use. If you want to contact the manufacturer directly, please send an email message containing a short description of your application and your request to the following address or use one of the information or technical support request forms on our internet homepage:

Syslogic Datentechnik AG, Switzerland

Web:http://www.syslogic.comEmail:info@syslogic.comTechnical support:support@syslogic.com

## 10.2. Warranty

Our products are covered by a world-wide manufacturer's warranty. The warranty period starts at the delivery time from our official distributor to the customer. The duration of the warranty period is specified in the respective product catalogs and the offers. All products carry a job number for identification. The manufacturing data and deliveries are registered in a high level Quality Management System.

The warranty covers material and manufacturing defects. All products must be returned via the official distributor to the factory for repair or replacement. The warranty expires immediately if the products are damaged of operation outside of the specified recommended operating conditions. The warranty also expires if the date code or job number listed on the product is altered or rendered unintelligible. The warranty does not include damage due to errors in firmware or software delivered with the products.

## 10.3. RMA Service

Syslogic offers a Return Material Authorization process to simplify handling of devices that needs to be returned to the manufacturer. Please follow the instructions on our web page: <a href="https://www.syslogic.com">https://www.syslogic.com</a> to get best service.